

# PROGRAMMABLE TV GAMES

FUNCTION	DESCRIPTION	NUMBER	PAGE
STATE OF THE PARTY	CONTRACTOR OF THE PARTY OF THE	CP1610	200
	BASIC COMPONENTS: A complete	NAY-3-8850	WHT-70 (C)
GIMINI	coly 3 LSI chips (plus standard RAM). the	AY-3-8950-1	1017-T8 8
CHALLENGER	GIMINI Chartenger 19950" is ideal for sports semes and gernes of chance and mental skill.	RO-3-9501	9.17-92
PROGRAMMABLE	The latest the second s	400 2112A	Se7-99
GAME SYSTEM	OPTIONAL COMPONENTS, The basic	RO-3-1500	7.62
	*8000" system can be expended to include additional ROM and RAM, and to add	2112A/2114	10/17-09
	complex sound generation.	AY-2-0910	(7-100)
	The same of the same of the	CP1810	7-107
	BASIC COMPONENTS: A complete	AY-3-0900	7-107
	only 5 LSI chips, the GIMINI Delute "\$600"	AY-3-8900-1	7-107
BASIC COMPONENTS: A complete microprocessor programmable pame only 5 LSI cities, the GIMINE Delice ** Cities the capability for maximum par textibity with detailed prophics defined and microprotein.		RO-3-9502	(017-106)
	and manipulation.	RO-3-9503	7-106
DELUXE	40位 多洲洲南非洲南部	RA-3-9600	7-108
PROGRAMMABLE	TO SELECT SHOW THE PARTY OF THE	RO-3-9500	7-100
GAME SYSTEM	OPTIONAL COMPONENTS: The basic #1	2112A/2114	7-109
	include additional games plus software-	AY-3-8910	7-109
	controlled graphics interaction, complex sound generation, and supplementary	AY-3-8915	7-100
	peripherals.	AY-3-8920	7-109
		308 1680 H	7-102

# GIMINI Challenger "8950" Programmable Game Set

- FEATURES

  Liser game design capability
- Compiletely software programmable
   Extensive game library availability in addition to custom software development.
- Versatile game instruction set
   NTSC compatible T.V. sync generator
- Color circuitry
   Software controlled score and playfield placement capability

## DESCRIPTION

The GIMINI Challenger "9800" Programmable Game Set is a multichip set which can accept different programming ROMs, programmed by the user or available form our extensive game library. The Game Set provides an unlimited number of games; including aggression games, racing games, gambling games, etc. The set consists of the CP1610 microprocessor, a 20% supplied 256 × 4 static RAMs (2112A), and the AY-3-8950-1 graphics interface circuit. Cartridge ROMs (RO-3-9500) extend the user's game options, and the AY-3-9910 Programmable Sound Generator provides game sound effects as well as I/O ports for the came control units.


The GIMINI "8950" system has been desinged as a minimum chip system which provides a very cost-infective and flexible solution to programmability. Since the architecture of the system is based on the CP1610 microprocessor, not only ser variations of games imittless, but an enclass variety of functions beyond a "game"


function are possible.

The GiMINI "8950" system is supported by an extremely flexible emulator/development system which provides the capability for a manufacturer to develop and generate new games and to demonstrate these games prior to committing the game program

to ROM.

Full details on the GIMINI "8950" system components are contained in the data sheets in this section.





## Computer Mini Football Cartridge

It's you against a friend with the computer controlling the defense. Start the game by pushing "YES" when "PRO" or "SEMI PRO" appears to choose the strength of the defense. Player one is the Home team (Clube) and defends the left goal. Player two is the Visiting beam (Speades) and defends the left goal.

Try to make ten yards in four carries by moving your offensive player according to the arrows on the control. You may leser your direction control depressed and let the computer move for you, or keep pushing and releasing the button to move faster. The computer controls the six line mean and two defensive backs and is programmed to tackle you. When you are tackled, the player responsible flashes and the crowd roars.

The screen shows thirteen yards and is set up at the beginning of the play with three yards behind you and ten sheed, and the ball on the like of scrimmage. It you run past all of the defenders, the computer "pans" the field shead thirteen yards and watches you

enter from the other end. If you make at least ten yards in four downs or less, you are given a "first and ten" where the ball was downed.

On fourth down you may efect to kick by pushing "yee" or

On fourth down you may efect to kick by pushing "yee" or continue the fourth down play by pushing "no". The computer randomly controls the distance of the kick and the run back! (The ball passes between this goal aposts, you get a three point filed goal. If the ball is turned over to the other team, their light song is played.

If you waske all of the defenders and cross the "G" goal line, you are awarded seven points and the computer plays "charge". If you are causylin in your own end zone, your opponent is given two points and the ball. The game has four quarters of fifteen "mini-minutes" each. At two minutes before half time and the end of the game, a two minute warning is given.

## GIMINI 8950

## Strategy Cartridge

Strategy is a 1-4 player dice game. If less than 4 players are selected, the computer may also play spainst the other players. The object of the game is to accumulate the highest score possible on your score card. The score card consists of 13 categories and a borus section. The categories are as follows: ones, teos, threes, fours, fives, sixes, three of a kind, flour of a kind, full follows multi straight (i.e. 1, 2, 4), large straight (i.e. 1, 1, 4).

2.3.4.5), chance, and stragety (five of a kind).

Points are scored by rolling five dice (computer simulated) and totalling the resulting score in an unused category on your card. Players take turns "rolling dice" and scoring points until every category on the score card is filled. At the end of the game, scores are automatically totallied and displayed. Each player's turn

consists of up to 3 notifs of the dice from 1 to 5 dice. Scoring for the categories is as follows:

Ones — Total of dice equal to 1
Twos — Total of dice equal to 2
Threes — Total of dice equal to 2
Threes — Total of dice equal to 2

Fours = Total of dice equal to 4
Fives = Total of dice equal to 5

Sixes = Total of dice equal to 6 3 of a Kind = Total of the 3 dice (3 sixes = 16) 4 of a Kind = Total of the 4 dice

Full House = 25 Small Straight = 30 Large Straight = 40 Chance = Total of all Strategy = 50 One hundred bonus print first one.

Chance = Total of all dice
Strategy = 50
One hundred bonus points are scored for every "strategy" after

## Spellbound Cartridge

Spetthound is a word game in which each of two players, in turn, is randomly data if "Tay" of seven historic, no screen, by the computer, Using his control-unit, player if; may dest to either from a word of destand why low of his sites when the measure of the computer. Using his control-unit, player if; may dest to either form a word of destand why low of his sites when the measure diseased by operating his "YES" button which causes the first plethmost letter of his "ray" to flast. Operation of the "NO" button causes the next latter to flast an advantage of the "No" button or relatin. It This sequence continues until he has cooled to relatin. It has expected continues until he has cooled to relatin. It has expected continues until he has cooled to relatin. It has expected continues until he has cooled to relatin. It has expected continues until he has cooled to relatin. It has expected continues until he has cooled to relating the player than a second diseased, control events to player a button.

Priors are availed based on the letters used and their residue of controls. The composition, The composition, The composition, The composition, The composition, The composition of the

## Jumble Cartridge

Jumble is a variation of the popular scrembled letters word guessing gama. Words can be from four through six letters which are selected and jumbled by the computer readomly. Should the same word be selected by the computer anatomer limit, its likely to the computer anatomer limit, its limit and computer and the control of points, with more points awarded for an early guess. The first between the machine in control with the game.

## Hangman Cartridge

The object of Hangman is to guess a mystery word that the complete has design. The computer new 350 word distorancy comprised of 100 four-latter, 100 fire-latter, and 100 six-latter words. At the start of the game, the computer displays medical high six-latter words. At the start of the game, the computer displays medical high six-latter six in adjusted to the computer displays and six-latter six in adjusted. If the consenies first in the mystery word, it is displayed in the correct position(s) and girls continues. For every wong states greates, attemption of a "tam of adjusted of the factor greates and the contract greates and the contra

## Astrowar Cartridge

An enter yearthy has eart 5 router to produce sorced for electronia of the yeart Nov only mised of serviced selection. If you week 1 You only mised of serviced interconjungations before they reach you. The only means of determining their exact location is throm impacted detectors. A salvo of a ser lounched in the direction of an incoming torpedo. When the directors pass by the incoming forcedo, a compute the mise. After the 3 "sums of the coordinates" are given, a determination must be quickly made on the excit colation of the soppedo, and the torpedo destroyed before it reaches the suicity of your weeks of laws the computer transfer to the con-

If this is accomplished, your vessel goes on the offensive and you must destroy the enemy warship before he fires another salvo of

The game goes on and on until an enemy torpedo destroys your starship (a lose message is displayed), or the enemy is destroyed (a win message is displayed).

## Battleship Cartridge

This game is played on a 33-56 main's displayed on the TV-creen as "A" timu "A" horogonally and "I" time "S' vereically, "Blog consist of 16 to 8 norizonal units aircraft carrier = 5, sattlenthe = 0, destroyer = 2, sattlenthe = 1, activity = 12, sattlenthe = 1, sattlenthe = 1

The following games introduce a new factor only possible with "computer" games. The computer actually "learns" by playing to effectively become a more skilled opponent.

## Awari Cartridge

You play against a modern computer at the world's oldest game. In ancient days, the game was played using pebbles in pits in the ground. Your computer shows the number of pebbles in the pits with a number. The computer plays on the black squares and you

pays on the red. The rules are simple. You pick up all of the pebbles in a pit and deposit them one at a time into the following pits, going counter clock wise. If the last beam drops into the scring pit on the rule side of the screen, you get one more than it the last beam falls into an empty pit, the computer moves it and the pebbles in the pit access from it into the accering pit of the other pit is not empty.

acress from it into the socing bit if the other jit is not smply. The game begins when you answer "yes" or "no" when asked if you want to make the first move. The game so were when you or the computer have no pebbles left in the playing pits. You win if you have more pebbles in your socing oil. The game is one onequal reflex is possible to the promoter of the playing pits. You win if you have more pebbles in your socing oil. The playing pits. You win if you have more pebbles in your socing oil. The playing pits. You win if you have more pebbles in your society oil. The playing pits. You win if you have more pebbles in your society oil. The playing pits. You win if you have more pebbles in your society of the playing pits.

over the pit. A "yes" will begin the move, and a "no" will advance to the next legal move. Be careful - as you gain in skill, the computer is programmed to begin playing more intelligently.

## Nim Cartridge

Nim is a game of logic where the player who takes the last piece wins.

If you allow the computer to set up the board, it will randomly set from one to six rows of from one to thirteen pieces. You are allowed to set up the board by choosing the number of rows with variable number of pieces in each row.

Since the place who every first has an extendant the computer.

flips a coin and allows you to call heads by pressing "yes" and talls by pushing "no." If our choice comes up, you may choose to go first by pushing "no." If our choice comes up, you may choose to go first by pushing "yes" when the computer sales.

When it is your turn, you first choose the row by pushing "no." until the proper row is choosen, then "yes". Once you have chosen

a row, each depression of "yes" takes another piece until the "ho" is pushed or all pieces are gone.

As with Awari, the computer gets "smarter" if you beat it often enough.

## Tic Tac Toe Cartridge

Similar to the conventional game, but computer learns through successive plays.

# Hey Pawn Cartridge

The game is played on a 3×3 grid, each player (you and the computer) has 3 pewns on his side of the grid. The pewns move in a similar manner to dress. The program learns by elimination of bid moves. This successfully makes the machine a better opponent. The philosophy behind this game leads to other cybernetic games in which the computer "learns" as it plays.

## Even—Cybernetics Game Cartridge

An odd number of objects is placed in a row. You take turns with the computer picking pletheren need four objects extend that no computer picking pletheren need and you objects set with. The game ends when there are no objects left, and the winner is the one with an even number of objects picked op. The computer starts out only knowing the nulse of the game. Using techniques after you do not not need to the game. Using techniques of sufficial inothingers, it gradually learns to play from the missakes until it plays a very good game. After approx. 20 games, the computer is a challenge to beat.

## Munch Cartridge

Game for 1-4 players on a 12 (horizontal) > 5 (vertical) grist A poison <sup>19\*</sup> square is positioned in the upper left-hand of the opole ender the player, in turn, munches a piece of the cookie smodified grist player, in turn, munches a piece of the cookie worlding the poison square. To munch the cookie, the piece selects a row and column after which all the squares on the row and column selected and the squares below and to the right of the selection disappear. The victor is the player that survives.



## **Graphics Interface**

## FEATURES


- Couchin 64 character generator ROM
- On-chip oscillator/amplifier
   Direct interface to CP1610, RO-3-9500 Series ROMS, 2112A/2114 Series RAMS, and AY-3-8910 Programmable
- Sound Generator.

  On-chip NTSC compatible T.V. sync generator
  On-chip color circuitry

## DESCRIPTION

The AY-3-8950-1 Graphics Interface Chip (GIC) is the T.V. display generator for the GIMINI "Challenger" programmable game system. The GIC reads the contents of the RAM, decodes it and displays the requested information on a standard 526 line T.V. The GIC provides the compited T.V. signal including sync. color burst. blanking and video data.





	Name	l			Fun	ction				
	EO PINS:									
36	Green Hi				evice to V <sub>6</sub>		impedance	whenever g	reen is to I	be
37	Green Lo				ice to Vss. I		edance at a 3	1.58 MHz rab	when gre	en
39	Red Hi/White Hi	This has t		ain output	devices to	V <sub>SS</sub> . It is low	v impedance	whenever r	ed or white	is
		voltage V.	our 1. Whe	ever on too n red is to el than Voc	be displaye	en white is ad the outp	to be displa out reaches	ryed, the ou voltage Vour	tput reach 2 which is	os i a
3	Black/Blanking	This has to displayed	two open o	frain devic	es similar t en blanking	o Pin 39. C	one device is ed.	on when b	lack is to I	10
38	Red Lo	This is an	open dra	n device to	Van simile	r to green	lo.			
1	CBH-Color Burst Hi	This is an	open dra	n device to	V <sub>so</sub> simila	r to Pins S	6 and 39.			
2	CBL-Color Burst Lo	This is an	open dra	n device to	V <sub>66</sub> simila	r to Pins S	6, 39 and 1.			
				9 because e on at on		vo output d	evices conne	acted to this	pin. Only o	ne
6	Sync	This is an	open dra	n device to	Ves simila	r to Pins S	6, 39, 1 and	3.		
4	Test		disables on this in		tz from app	earing on	the color ou	tputs. There	is an inten	nal
5	Hue Control	This inpu	t changes	the phase	of the 3.58	MHz on th	e color outs	outs.		
8 DATA	INPUTS:									
		There is a The 64 al	pull-up r phanumer sust be zer	sistor of 5 ic characte	ecial chara K ohms on rs are show	each inpu	rt. ndix A. To s	elect charac	ter inputs	D6
			D7	D6	DS	D4	D3	D2	D1	D0
			0	0	6	BIT	OCTAL	CODE		
		PINS	14	13	12	11	10	9		7
			EXAMPLE	S:						
	LE	TTER "G"	0	0	0	0	0	1	1	1
	NL.	MBER "5"	0	0	1	1	0	1	0	1
			TOSELEC	TASPECL	AL CHARA	CTERMAN	E D6 = 1			
			0	- 1	6	BIT	OCTAL	CODE		
			EXAMPLE	S:						
				т.	Т.	Ι.	1		Τ.	Τ.
EX. 1		. ₽	0	1	1	1	1	0	1	1

These are outputs from the GIC to the RAM. They address the RAM to produce the 8 bit word for the data input Pins 7-14. To put a character in a particular place on the screen, write the code number into the appropriate RAM address.

The location of the data on the screen is shown in Appendix D. To display a G, write the code 00000111 into RAM location 164 as shown in Appendix "C". The outputs addressing the RAM are push-pull.



## PIN FUNCTIONS (continued)

Pin	Name	Function
4 SYS1	EM OUTPUTS:	
16	GIC Busy	This is a push-pull output. It goes low at line 46 and high at line 240.
25	BDIR	This is a push pull output. It goes high at line 47 from X position 50 to X position 86 for each frame.
26	CE	This is an open drain single device to Vss. It goes low at line 48 and remains low until line 240 when it returns to high.
24	Sound	This is a push-pull output. It is low when there is no sound. When sound is selected the output is 24Hz. 19Hz or 500 Hz depending on the data in RAM location 226. Do in loc. 226 selects 24Hz. Di In loc. 226 selects 14Hz and D2 selects 500 Hz. The sound lasts for the duration of the data bits in RAM location 226.
6 CLO	CKS AND RESETS I/O:	
23	Osc. Input	This is a hi-impedance input to the oscillator. Osc. freq. is 3.579545 MHz.
22	Osc. Output	This is the output of the internal oscillator amplifier.
19 18	φ1 Output φ2 Output	These 2 pins are push-pull outputs which drive the CPU clock generators at one-half of the osc. freq.
21	Reset In	This input resets the GIC sync generator. The osc. is not affected. $\phi$ 1 is reset Hi. $\phi$ 2 low, M sync out low, GIC Busy Hi, BDIR low, CE hi, Sound is not determined, address outputs are

# 17 Reset Out This ELECTRICAL CHARACTERISTICS

Maximum Ratings\*

Voe .....-0.3 to +12.0V Storage Temperature ....-20°C to +70°C

to +12.0V C to +70° C

hi impedance, and color outputs are off.

This output to the CPU is a push-pull signal.

\*Exceeding these ranges could cause permanent damage. Functional operation of this device at these conditions is not implied—operating ranges are specified below.

STANDARD CONDITIONS (unless otherwise noted)
Voin 5.0V ± 5%
Van 0.0V

Ambient Temperature:0°C to +40°C

Characteristic	Min.	Typ.**	Mex.	Units	Conditions
Clock Frequency	-	3.579	-	MHz	Std. color crystal
Input Logic Levels					
Logic 0	0.0	-	0.5	v	
Logic 1	3.5	-	Von	v	
leo	- 0	-	125	mA	@ 5V
Input Currents		1			
Data Inputs D0-D7	-0.3	-	-4.0	mA	Input connected to Vss
Master Clear Input	-0.1	-	-1.3	mA.	Input connected to Vss
Test Input	30	-	400	μA	Input connected to Voc
Address Outputs		1			2.7K Ω to Veo
Logic 0	0.0	-	1.0	v	
Logic 1	3.0	-	Ven	v	
Output current in					
high imped, state	-0.15		-2.0	mA.	Out, connected to V <sub>55</sub> Reset pin at and
System Outputs		ľ			
<u>#1. #2</u>					
Logic 0	0.0	-	1.0	v	10-2 3300
Logic 1	3.0	-	Ven	v	}
BDIR, GIC BUSY, Sound		1			7406
Logic 0	0.0	-	1.0	v	2.7K to V <sub>50</sub>
Logic 1	3.0	-	Von	v	
CE open collector output		1			
Logic 0	0.0	-	1.0	v	2.7K to V <sub>50</sub>

## SYSTEM OPERATION

The System Disgram is shown below. During the time the GIC busy signal is high, the CP 1610 is operating to make game and display computations. The 20K ROM supplies the instructions to the CP 1610. The RAM locations 227-377 (octal) provide scratch oad memory for the CP 1610. The address code in GIC ROM of the character to be displayed is written into the appropriate RAM locations by the CP 1610 When the GIC busy signal goes low the CP1610 stops all

computations and goes into a waiting mode. The GIC chip then reads the RAM to determine what is to be displayed on the T.V. The GIC automatically formats the T.V. screen as shown in Appendix D. Each of the first 225 (octal) RAM Locations corresponds to specific T.V. picture slots as shown. For example, the code for the letter "G" (00000111) when placed in RAM location 164, causes the "G" to appear on the T.V. screen in slot

164, Alphanumeric characters can be written in any screen slot as shown in Appendix E. In addition, special characters can be displayed on the right hand side of the T.V. screen as shown in

When the GIC chip stops accessing the RAM, the GIC busy signal goes high again. The CP 1610 goes out of the waiting mode and resumes its computations from where it left off. The CP 1610 computes for 4 millisec out of every 16 millisec available.

## SYSTEM ORGANIZATION


A1-3-8930-1 When the GIC busy signal is high, the external address bus and data bus are controlled by the CPU and the status of these buses is indicated by BC1, BC2 and BDIR.

## AY-3-8950-1 OPERATION

The GIC can display alphanumeric messages on the T.V. as shown in Appendix E. The character set is shown in Appendix A. The characters include the most widely used Alphanumerics. To write the message in Appendix E, the CPU has placed the following codes in the RAM.

LOC (Octal)	Data (Octal)	T.V. Symbol
111	0024	T
112	0010	H
113	0005	E
114	0000	Space Etc.

The GIC automatically reads the RAM in the proper sequence. The data from the RAM addresses the internal GIC character penerator ROM. The resultant data is loaded into register and shifted out





## RULES OF GIC SYSTEM VIDEO OUTPUT

The left side of screen can display 64 alphanumeric symbols contained in memory on boxes arranged 6 across and 12 down. The 5 x 7 characters are placed on the 6 x 8 boxes to provide spacing between them. The characters are white on a green background. (See Appendix A)


The right side of the screen can display any one of the 64 alpha numeric characters 5 x 7 in size on the bottom portion of the 9 x 16 boxes arranged 13 across and 6 down. The characters are white on a green background. (See Appendix A)

The right side of the screen can display the numbers 0 to 10, J. Q.

K, and A on the top portion of the 9 × 16 boxes. The bottom portion can display a club, a diamond, a spade, or a heart only. (See Applendix B)

The character chosen for the bottom portion of the box determines the background color for the entire box. A club or a spade specifies a black box while a diamond or a heart specifies a red rectangle. All characters are displayed as white.

The right side of the screen can display a white output for the full size of the 9 x 16 box when chosen.



- 2	OFF ENDIA	. Alphanumenc	Snapes					
	Code	Character	Code	Character	Code	Character	Code	Character
	00	Space	20	P	40	Space	60	0
	01	Α.	21	0	41	1	61	1
	02	8	22	R	42		62	2
	03	C	23	8	43		63	3
	04	D	24	т т	44	8	64	1 4
	06		25	U	45	%	66	5
	06	F	26	v	46	å	66	6
	07	G	27	w	47		67	7
	10	н	30	×	50	1	70	
	11	1	31	Y	51	1	71	9
	12	J	32	z	52	1	72	10
	13	к	33	1	53		73	i i
	14	L	34	Club	54		74	0
	15	M	35	Diamond	55		75	K
	16	N	36	Spade	56		76	1 4

## APPENDIX B: Color Mode Right Hand Screen



Data Bits	3	2	-1	0	Character
	0	0	0	0	0
	0	0	0	1	1
	0	0	1	0	2
	0	0	1	1	3
	0	1	0	0	4
	0	1	0	1	- 5
	0	1	1	0	6
	0	1	1	1	7
	1	0	0	0	8
	1	0	0	1	9
	1	0	1	0	10
	1	0	1	1	J
	1	1	0	0	Q
	1	1	0	1	к
	1	1	1	0	A

Data Bits	- 5	4	Character
	0	0	Club - BLACK
	0	1	Diamond - RED
	1	0	Spade - BLACK
	1	1	Heart - RED

7	6	5	4	3	2	1	0	DATA BITS
1	1	-	-	-	-	-	_	CODE




-	LOC	Data	LOC	Date	LOC	Data	LOC	Data	LOC	Data	LOC	Data	LOC	Data
_	0		30		60		110		140		170		220	
	1		31		61		111		141		171		221	
	2		32		62		112		142		172		222	
	3		33		63		113		143		173		223	
	4		34		64		114		144		174		224	
	5		35		65		115		145		175		225	
	6		36		66		116		146		176			
	7		37		67		117		147		177			
	10		40		70		120		150		200			
	11		41		71		121		151		201			
	12		42		72		122		152		202			
	13		43		73		123		153		203			
	14		44		74		124		154		204			
	15		45		75		125		155		205			
	16		46		76		126		156		206			
	17		47		77		127		157		207			
	20		50		100		130		160		210			
	21		51		101		131		161		211			
	22		52		102		132		162		212			
	23		53		103		133		163		213			
	24		54		104		134		164	00000111	214			
	25		55		105		135		165		215			
	26		56		106		136		166		216			

0	,	2	3	•	,	110	111	112	113	114	115	116	117	120	191	192	123	124
4	7	10	"	12	13													
14	CLC	16 CKS	17		21	125	126	127	130	131	w-	133	134	156 32Y	136	137	148	141
22	23	24	.25	26	21					0	LÓCKS		Í	LOCKS				
30	31	52	33	34	35	142	143	144	145	. 149	147	150	161	152	153	154	155	15
×	37	40	41	e)	4)													
44	45	46	47	60	51	157	160	181	162	163	164	166	186	167	170	171	172	17
52	53	54	55	56	57													
60	61	60	63	64	65	174	175	176	177	290	201	202	293	204	205	296	201	. 21
66	67	70	71	72	23													
24	75	TE	77	100	101	211	212	210	214	215	216	217	220	227	222	223	224	22
102	202	124	100	126	100													

226-SOUND 277 - 377 - SCRATCH (CPU)

т°	н	E	s	E,	5	110	111	112	113	114	115	116	117	120	121	122	123	12
c°	A	N	"	12	13		т	н	Е		G		С		С	А	N	
Α'	L	s	0	20	21	125	126	127	130	131	132	133	134	136	136	137	143	14
B	E	24	25	26	27	D		s	Р	L	А	Υ		6	4			
S	H	o	w	N	35	142	143	144	145	146	147	150	151	152	153	184	155	15
36	37	40	41	42	43	А	L	Р	н	А	N	υ	м	Е	R	1	С	
\$"	\$	\$	%	%	%	197	190	161	162	163	164	165	166	167	170	171	172	17
+ 12	+	+	_ **		- 57		С	н	А	R	A	С	т	Е	R	s		
. 60	."	. 62	/	/	/"	174	176	176	177	200	201	202	203	204	206	206	503	21
66	67	70	71	72	73													
E .	T "	c"	"	100	101	211	515	213	214	215	216	217	220	221	555	223	224	52
132	163	904	105	106	107													



## 16-Bit Single-Chip Microprocessor


## FEATURES

- A program accessible 16-bit general purpose registers - B7 basic instructions 4 addressing modes: immediate, direct, indirect, relative
- Conditional branching on status word and 16 external conditions
- Unlimited interrupt nesting and priority resolution . 16-bit 2's complement arithmetic A looks
- Status word: carry, overflow, sign, zero Direct memory access (DMA) for high speed data transfer
- 64K memory using single address ■ TTI, compatible/simple bus structure
- 1 vs cycle time, 2 MHz 2-phase clock

## DESCRIPTION


The CP1610 is a compatible member of the Series 1600 Microprocessor products family. It is a complete, 16-bit, single chip, high speed MOS-LSI Microprocessor. The Series 1600 family is fabricated with General Instrument's N-Channel Ion-Implant GIANT II process, insuring high performance with proven reliability and production history. All members of the Series 1600 family, including Programmable Interface Controllers, Read Only Memories, and Random Access Read/Write Memories are fully compatible with the CP1610.

The Microscoressor has been designed for high speed data processing and real time applications. Typical applications include programmable TV games, home computer systems/ home information centers, programmable calculator systems. peripheral controllers, process controllers, intelligent terminals and instruments, data acquisition and digital communications processors numerical control systems and many process purpose mini-computer applications. The Microprocessor can readily support a variety of peripheral equipment such as TTY.



CRT display, tape reader/punch, A/D & D/A converter, keyboard, cassette tape, floppy disk, and RS-232C data communication

The CP1610 utilizes third generation minicomputer architecture with eight general purpose registers to achieve a versatile. sophisticated microcomputer system. The 16-bit word enables fast and efficient processing of alphanumeric or byte oriented data. The 15-bit address canability permits access to 65.536 words in any combination of program, memory, data memory, or peripheral devices. This single address space concept, combined with a powerful instruction set and microprogrammable Peripheral Interface devices, provides an efficient solution to microcomputer and many minicomputer-based product requirements.



CP1610

### PROCESSOR SIGNALS

## DATA BUS

D0-D15

Input/Output/High Impedance

Data 0-15: 16-bit bidirectional bus used to transfer data, addresses, and instructions between the microprocessor. memory, and peripheral devices.

## PROCESSOR CONTROLS

## STOST

SToP-STart: Edge-triggered by negative transition; used to con-

trol the running condition of the microprocessor. HALT

Output HALT: indicates that the microprocessor is in a stopped mode. MSYNC

Input Master SYNC: Active low input synchronizes the microprocessor

to the \$1, \$2 clocks during power-up initialization. EBCA 0-3

Outroute External Branch Condition Addresses 0-3: Address for one-of-16 external digital state tests via the REXT (Branch on EXTernal)

of-16 selection made by EBCA 0-3

EBCI Input External Branch Condition Input: Return signal from the one-

# BUS CONTROL SIGNALS

## RDIR. RC1. RC2

Bus DiRection, Bus Controls 1, 2: Bus control signals externally decoded to define the state of hus operations (see State Flow DITERA

BUSAK BUS ReQuest, BUS AcKnowledge: BUSRQ\* requests the micro-

processor to relinquish control of the bus indefinitely. BUSAK\* informs devices that the bus has been released. BDBDY

Input


Bus Data ReaDY: causes the microprocessor to "wait" and resynchronize to slow memory and peripheral devices. INTR INTRM

INTeRupt, INTeRupt Masked: request the microprocessor to service an interrupt upon completion of current instruction. TCI

Output Terminate Current Interrupt: pulse outputted by the micro-


processor in response to the TCI instruction Input/output

Program Counter Inhibit/Trac: As an input, inhibits incrementation of the Program Counter during the instruction fetch sequence. As an output, generates a pulse during execution of a Software INterrupt (SIN) instruction.






## SIMPLIFIED STATE FLOW DIAGRAM




_	BDIR	BC1	BC2	Signal	Decoded Function
_	0	0		NACT	No ACTion, D0-D15 = high impedance
	0	0	1	IAB	Interrupt Address to Bus, D0-D15 = Input
	0	1	0	ADAR	Address Data to Address Register, D0-D15 = high impedance
	0	1	1	DTB	Data to Bus. D0-D15 = Input
	1	0	0	BAR	Bus to Address Register
	1	0	1	DWS	Data Write Strobe
	1	i	o	DW	Data Write
	1	1	i	INTAK	INTerrupt AcKnowledge

		Mnemonics	Operation		Micros Indr.		Stack	Comments
Instructions	Arithmetic & Logic	ADD SUB CMP AND XOR	ADD SUBtract COMPare logical AND eXclusive OR	10 10 10 10	8 8 8 8	8 8 8 8	11 11 11 11	Result not saved
=	0	MVO MVI	MoVe In MoVe In	10 10	8	8	11	
	Register to Register	ADDR SUBR CMPR ANDR XORR MOVR	ADD contents of Registers SUBtract contents of Registers CoMPare Registers by subtr. logical AND Registers eXclusive OR Registers MOVE Register			6 6 6 6		Add one cycle if Register 6 or 7, except*. Result not saved
Internal Register Instructions	Single Register	CLRR TSTR JR INCR DECR COMR NEGR ADCR GSWD NOP SIN RSWD PULR PSHR	CLeaf Register TeST Register Jump to address in Register INCrement Register DECrement Register DECrement Register ADD Carry Bitt to Register ADD Carry Bitt to Register ADD Carry Bitt to Register Register ADD Carry Bitt to Register Register ADD Carry Bitt to Register ADD Carry Bitt Register PULI From stack to Register PULI Home stack to Register			6 6 7 6 6 6 6 6 6 6 6 6 6 6 6 6		XORR with itself PC-refirR]  One's Complement Two's Complement  Two Words  Pulse to PCIT pin  PULR-MVVI @ R6  PSHR-MVVI @ R6
	Register Shift	SLL RLC SLLC SLR SAR RRC SARC SWAP	Shift Logical Left Rotate Left thru Carry Shift Logical Left thru Carry Shift Logical Right Shift Anthmetic Right Rotate Right thru Carry Shift Arithmetic Right thru Carry SWAP 8-bit bytes	6 6 6 6 6		5 5 5 5		one or two position shift aspability. Add two cycles for 2-position shift 2-position=SWAP twice
Control	Instructions	HLT SDBD EIS OIS TCI CLRC SETC	Hal.T Set Double Byte Data Enable Interrupt System Disable Interrupt System Terminate Current Interrupt CLeaR Carry to zero SET Carry to one				Must procede external reference to double byte data Not Interruptible	
Jumo	Instructions	J JE JD JSR JSRE JSRD	J Jump JE Jump, Enable, interrupt JD Jump, Disable interrupt JSR Jump, Save Return JSRE Jump, Save Return & Enable		12 12 12 12 12 12			Return Address saved in R4, 5 or 6
	BC, BLOS BLOS Banch of Carry Co-Co-Co-Co-Co-Co-Co-Co-Co-Co-Co-Co-Co-C		7 7 7 7 7 7 7			Displacement in PC+1 PC-PC1Displacement Add 2 cycles if test condition is true. Z=1		
	Conditional Brain	BMZE. BMEQ Branch if Not ZEro or Not EQual BLT. Branch if Not ZEro or Not EQual BLT. Branch if Greater than or Equal BLT Branch if Greater than or Equal BLT BLUSC Branch if Greater Than BLUSC Branch if Sign = Carry BESC Branch if Sign = Carry BEST Branch if Sign = Carry BEXT Branch if Sign = Carry						Z=0 SYOV=1 SYOV=0 ZY(SYOV)=1 ZY(SYOV)=0 CYS=1 CYS=0 4 LSB of Instruction are decoded to sele. 1 of 16 external conditions.



LEGEND: AMMIN DO - DIS BUS





## ELECTRICAL CHARACTERISTICS

Maximum Ratings\*
You. Vc. GND and all other input/output voltages
with respect to Vs.
Socrage Temperature
- 55°C to +150°C
Operating Temperature
- 0°C to +10°C
- 0°C to +10°C

\*Exceeding these ranges could cause permanent damage. Functional operation of this device at these conditions is not implied—operating ranges are specified

Standard Conditions: (unless otherwise noted)

Vec=+11V=5%, 76mA(typ), 10mA(max), Vec=-1V+10%, 0.2mA(max), 2mA(max), 2mA(max),

Characteristic	Sym	Min	Typ"	Max	Units	Conditions
DC CHARACTERISTICS					_	
Clock Inputs						
High	Viec	10.0	-	Vee	v	
Low	Vac	0	-	0.6	V	
Input current Logic Inputs	-	-	- 1	15	mA	V <sub>840</sub> = V <sub>00</sub> -1
Low Low	Vs.		1 - 1	0.66	v	
High (All Lines except BDRDY)	V.	2.4	1 - 1	Vcc	ı v	
High (Bus Data Ready Line See Note)	Voss	3.0		Ver	l .	
Logic Outputs				****		
High	Von	2.4	Vec	-	v	Los = 100 pA
Low (Data Bus Lines D0-D15)	Vos	-	-	0.5	v	Los = 1.6mA
Low (Bus Control Lines,			1 1			
BC1,BC2,BD(R)	Vos	-	1 : 1	0.45	v	L <sub>2L</sub> = 2.0mA
Low (All Others)	Vot		-	0.45	V	Los. = 1.6mA
AC CHARACTERISTICS	l 1					
Clock Pulse Inputs, ¢1 or ¢2			1 1		1	
Pulse Width	142, 142	250		-	ns	
Skew (é1, é2 delay)	112, 121	0	-	-	ne	
Globk Period	1cy	0.5	-	2.0	AS.	ļ.
Rise & Fall Times	tr. tf		- 1	15	ns.	
Master SYNC:						
Delay from é	tms		-	30	01	
D0-D15 Bus Signals						
Output delay from ø1	I . I				1	
(float to output)	teo	-	-	200	ns	1 TTL Load & 25 pF
Output delay from #2 (output to float)	Lar		50		na i	
Input setup time before #1	1 m	0	50	- 5	ns	
Input hold time after #1	192	10	1 - 1	- 0	na	
Bue Control Signals						
BC1,BC2,BDIR			1 1		1	
Output delay from ø1	t pc	-	-	200	na	
BUSAK Output delay from #1	1.60	-	150	-	na	I I -
TCI Output delay from #1	1.10	-	200	-	na	
TCI Pulse Width	t <sub>TM</sub>		300	-	ns	1 1
EBCA output delay from BEXT	tos		1 - 1	150		
EBCA wait time for EBCI input	tai		151	400	na na	
CAPACITANCE	1.41		+-+	400	119	
CAPACITANCE			1 1			TA = +25°C; V <sub>00</sub> = +12V; V <sub>cc</sub> = +5V V <sub>00</sub> = -3V; 1 d 1 t d2 = 120ns
#1, #2 Clock Input capacitance	Cé1, Cé2	_	20	30	pF	V443V, 1011 02 - 12010
Input Capacitance						
D0-D15	CIN		6	12	pF	
All Other	-	-	5	10	pF	
Output Capacitance					1	
D0 -D15 in high impedance state	Co		8	15	pF	

NOTE: The Bus Data ReaDY(BDRDY) line is sampled during time period TSI after a BAR or ADAR bus control signal. BDRDY must go low requesting a wait state 50 ns before the end of TSI and remain low for 50 ns minimum. BDRDY may go high asynchronously. In response to BDRDY, the CPU will eatend bus cycles by addingated microcytes up to a maintum

of 40 asec duration.



RO-3-9500 RO-3-9501 BO-3-0503

## 20480 Bit Static Read Only Memories

## FEATURES

- 2048 × 10 bit ROM organization Address and data on single 16 bit tristate bus
- 5 bit programmable chip select Output address latches and control signals
- generated for controlling up to 1K of external RAM (BO-3-9501) or up to 65K of external BAM (BO-3-9502) internal address status and data bits latched
- 300 ns typical data access time
  - 1.8us complete cycle time TTI competible I/O
  - Single +5 Volt power supply
- Ideal for microprocessors with multiplexed I/O bus for eddress and data Totally automated custom programming
- 16 hit programmable initialization and interrupt response addresses output to I/O bus

## DESCRIPTION: RO-3-9501

The BO-3-9501 is a unique 20 450 bit BOM employing a signle 16 bit artifress and data tristate buss. The BO-3-9501 increases the power of single buss microprocessors or microcontrollers by providing separate latched address and control lines for static RAM chips. The RO-3-9501 internally decodes ROM and external RAM control codes. ROM addressing is via an 11-bit word artdress and a 5-bit chip select code. Ten bit data is outputted on the lower 10 bits of the I/O buss, in addition there are two programmable 16-bit interrupt response codes, one for the first interrupt after master clear and one for all other interrupts. These nodes are output to the I/O bus in response to control codes. which do not require a chip select code. The RO-3-9501 contains a 10 bit latch and address output port: the 10-bit address annearing at this port may be used to control an external BAM. The address is latched by a control code on the three mode control lines, and the RAM enable signal which consists of all zeros on data bits 11 through 15. The stored address is copied from bits 0 through 9 on the data buss.

The RO-3-9501 has two programmable features, in addition to the 2048 word by 10-bit ROM. A five bit chip select code decodes data bits 11 through 15 in order to generate the internal chip enable signal. Second, the two 16-bit interrupt response codes are programmable.

## DESCRIPTION: RO-3-9502

The RO-3-9502 has all the features of the RO-3-9501 described above except that it has a full 16-bit latch and address nort for

## DESCRIPTION: RO-3-9500

The RO-3-9500 does not provide address facilities for external RAM allowing for its packaging in a 28 lead DIP.

## PIN CONFIGURATIONS 28 LEAD DUAL IN LINE

BO-3-9500

26 D BO1 27 D BO2 26 D BO4 26 D NG 24 D DB0 23 D DB1 MCLR C 0815 C 4 0814 C 5 0813 C 6 0612 01 22 000 De11 C 8 De10 C 9 De8 C 10 De6 C 11 HC C 12 De7 C 13 De6 C 14 TO NO

40 LEAD DUAL IN LINE BO-3-9501 MELR C 40 D 901 30 D 0018 P/W C 4 NC C 5 Ce15 C 4 Ce16 C 7 Ce13 C 8 35 D 060 33 D 061 Ce11 C 10 Ce11 C 10 31 060 30 ACON D89 C 12 29 0 060 29 D ACORD ADDRS C 14 27 D 064 ADDRY C 17

DO-3-9502

	Top View		
Ye C	•1	60 (3	901
MOLAC	2	29 17	
ENABLEC		38 (3	
RWC		21 (	
ADDRES C			ACCIPO
D846-C		35 🖸	
ADDRING C			ADDRS
DB14 C		23 🗅	
ADDR:30			ADOR2
D#r3		24 17	
ADDR12			ADORS
06/12 []		29	
ADDRIT C			ADDRA
0611		27 0	
ADDR10			ADDRE
0610		25 🗅	
. ADDREST			ADDRE
D99 I		20	
ADDR81			TROCA
Dest	20	210	Vse

23 D Des ADDF6 C 19

22 D ADDRA

# DB0-DB15

Enable (BO-3-9501/02) An ouput pin to select external RAM (low = true) R/W (RO-3-9501/02) An output pin for read/write control of external RAM, a positive pulse controls the write cycle.


ADDR0-9 (RO-3-9501) ADDR0-15 (RO-3-9502)

Output address lines to external RAMs. Bidirectional, tristate data and address buss, high output impedance for NACT control code. Buss control 1 and 2, and buss direction control signals determine chip mode control

BC1, BC2 BOIR Vec V... MCLR

+5 with Ground Master clear, sets all outputs to high impedance state when low.

## BLOCK DIAGRAM: RO-3-9501



## NOTES

- 1. Input data and internal chip enable latched by control codes = BAR + ADAR + INTAK
- Internal chip enable signal cleared by = BAR + ADAR + INTAR 3. Internal RAM enable signal flip flop set by PB11-15 all zeros, cleared by = BAR + ADAR + INTAK
  - 4. RAM enable plus DWS creates low on Read/Write line 5. RAM enable plus DTR, ADAR or DWS creates enable output signal.
- 6. DTB or ADAR plus internal chip enable puts output ROM data to tristate buss. 7. Maximum skew time between control code transitions is 40 nsec to avoid false states.
- 8. Enable R/W and ADORO 9 lines normally high impedance outputs. When circuits are enabled, active out up transistors turned on to allow wired or connection to other chips. RAM control signals and output addresses revert to high impedance state in 2 and 9 - 3/rec respectively. After master clear, chip enable and RAM enable flip-flops turned off and all outputs in high impedance states.

## RO-3-9500 = RO-3-9501 = RO-3-9502

## OPERATING MODES

The RO-3-9501 is designed to enhance the system operation of 16-bit Microprocessors that use a single multiplexed buss for data and memory addresses, such as the GI CP1600, the Intel 8085 and the Fairchild 9440. The state diagram shows recommended sequences for initialization, programstorage with RAM addressing, and interrupt handling

The three mode control lines BC1, BC2 and BDIR create 8 functions. As shown in figure one, these functions are chosen to simplify program and data storage in the ROM. Functionally the BO-3-9501 performs the following functions in a microprocessor system

A. When the CPU generates a 5 chip select and seven bits of ROM eddress, the BO-3-9501 generates a 10-bit response from the


2048 × 10 hit BOM

B. The ROM output data can be used to create a ten-bit immediate or indexed RAM address, which is then stored in the RO-3-9501 ten output latches and the RAM control lines. In addition the RAM enable and R/W control lines are

generated by inernal logic. C. In response to initial clear and the first interrupt, the RO-3-

9501 can be programmed to place a 16-bit trap address on the I/O buss for restarting a chosen program sequence. The RO-3-9501 can additionally be programmed to generate a different 16-bit tran address in response to subsequent IAB's.

For the IAB (Interrupt Address to Buss) commands to work properly, an address must first be loaded into the chip to disable the internally latched chip enable code.



BDIR	BC1	BC2	Signal	Decoded Function
0	0	0	NACT	No ACTion, D0-D15 * high impedance
0	0	1	IAB	Interrupt Address to Bus, D0-D15 = Input
0	1	0	ADAR	Address Data to Address Register, D0-D15 = high impedance
0	1	1	DTB	Data to Bus, D0-D15 = Input
1	0	0	BAR	Bus to Address Register
1	0	1	DWS	Data Write Strobe
1	1	0	DW	Data Write
	1	1	INTAK	INTerrupt AcKnowledge

## ELECTRICAL CHARACTERISTICS

Maximum Ratinos\*


V<sub>CO</sub> and all other input/output voltages with respect to GND ...-0.3V to +18V Socrage Temperature ...-55°C to 150°C Operating Temperature .....0°C to +70°C

Standard Conditions (unless otherwise noted) All voltages referenced to GND

V<sub>co</sub> = +12V ±5% Operating Temperature (T<sub>A</sub>) = 0°C to +75°C "Exceeding these ratings could cause permanent damage. Functional operation of this device at these conditions is not implied—operating ranges are specified below.


## Standard Conditions (V<sub>00</sub> = $5\pm10\%$ ; t = $0^{\circ}$ , $70^{\circ}$ C)

Characteristic	Symbol	Min.	Typ.	Max.	Units	Condi
DC CHARACTERISTICS						
Logic '0' Input	Vs.	0	-	0.6	V	
Logic 'l' Input	Ven	1.4		Voc	V	
Logic '0' Output	Vos	0	-	0.4	V	Isina = 1mA
Logic 'l' Output	Von	2.2	-	Voc	V	Isource = 100µA
Input leakage	i.	-	-	10	μA	
Power Supply Current	loo	60	-	70	mA	$V_{00} = 5.0V$
AC CHARACTERISTICS						
ROM Data Access	taco	250	-	350	ns	Fig. 1,5
ROM Data Hold	taxo	50	-	300	ns	Fig. 1,5
RAM Address Setup	tace	150	-	250	ns	Fig. 1, 2, 3, 4
Control Setup	tonu	500	-	-	ns	Fig. 1
Address Setup	tanu	300	-	-	ns	Fig. 1
Control Hold Time	town	50	-	-	ns	Fig. 1
No Action Time	touce	0	-	2000	ns	Fig. 1
Control Period	to	800	-	-	ns	Fig. 1, 2, 3, 4, 5
Code Time	tea	1600	-	2800	ns	Fig. 1, 2, 3, 4
No Action Time	teacr	500	-	2000	ns	Fig. 2, 3, 5
Data Setup	tonu	-	-	300	ns	Fig. 1, 2
RAM Address Hold	teen	300	-	2000	ns	Fig. 2, 3, 4
RAM Access Time	tece	150	-	300	ns	Fig. 2, 3
Master Clear	two	100	-	10,000	ns	Fig. 5



Minimum had time about OTE before group trained abouting note to counter. (Minimum hades) if MCL RGS and MORR are MAINT to see Signal and MORR are MAINT to see Signal and source as deathed and an oriented tool section and had the segar point and outquird device a deathed and an oriented tool section of the Oriente Signal and Australia.

Fig. 1







Fig. 4

## ■ RO-3-9500 ■ RO-3-9501 ■ RO-3-9502



.

## 1024 Bit Static RAM

## FEATURES

- 256 x 4 organization.
- 256 x 4 organization
   350 ns access time.
- TTL compatible.

  Fully static-no clocks required.
- Single +5V supply.

This circuit is not manufactured by General Instrument Microelectronics. The information is provided for reference only.





2114

## 4096 Bit Static RAM

## FEATURES

- 1024 x4 organization.
- 450 ns access time.
- TTL compatible.
- Fully static-no clocks required.
- Single +5V supply.

This circuit is not manufactured by General Instrument Microelectronics. The information is provided for reference only.



## AY-3-8910

## Programmable Sound Generator

## **FEATURES**

- Full software control of sound generation. Interfaces to most 8-bit and 16-bit microprocessors.
- Three independently programmed analog outputs. Two 8-bit I/O ports for general use.
- Single ±5 Volt supply.

## DESCRIPTION

The AY-3-8910 is a Large Scale Integrated Circuit that can produce a wide variety of complex sounds under software control. It is easily interfaced to most A and 16-hit microprocessors: however, it is optimally designed to directly connect to the CP1600 series of microprocessors. The flexibility of the AY-3-8910 makes it useful in applications such as music synthesis, sound effects, audible alarms, and FSK modems. In addition, once interfaced, the AY-3-8910 provides the microprocessor with two parallel 8-bit bi-directional data ports that are TTI compatible. The analog sound outputs can each provide 4 bits of logarithmic D/A conversion.

The AY-3-8910 is manufactured in the N-Channel Ion Implant process. Operation requires a single 5V supply, a 2 MHz TTL clock and a microprocessor controller such as the 1600 series.

## HARDWARE ARCHITECTURE

The AV-3-8910 is designed to interface directly to the GI CP1600/1610 microprocessor as well as all one-chip microcomputers with 11 or more programmable I/O lines, such

CI BIC Series TI THE 1000 Series

860

- Intel 5000 Series
- The 11 I/O lines used by the one-chip processors to interface to the AY-3-8910 are returned as 16 programmable TTL competible I/O lines on the AY-3-8910
- Commands are issued to the AY-3-8910 thru the use of memory operations at the appropriate address. Sixteen registers within the AY-3-8910 control the analog outputs and parallel I/O ports.

PIN CONFIGURATION 40 LEAD DUAL IN LINE

	Top View
Vanished) [ +1	42 D No. (+69)
MCC2	SA DITEST
ANALOG B (2)	26 D ANALOG C
ANALOG A IT 4	57 E 040
N.C. CIS	36 D DAY
67 (16	36 D DAS
86 (2)	34 D DAS
85 (2) 6	33 0 044
84 (2.9	32 D 0A6
63 (** 12	21/1046
827711	30 E 0A7
B1 C 12	29 17 001
807713	26 17 862
AT C 14	27 12 0010
A6 CO IS	26 D C88
65 C 15	26 (2 (6)
A4 C 17	24 D 656
A3 (2 18	23 C FREET


displaced from the AV-3-8910 Base Address by the register number

## COSTWARE ARCHITECTURE

Communication between the controller and the AY-3-8910 is based on the concept of memory mapped I/O. With a controller such as the CP 1600 the AY-3-8910 looks like a block of memory. Paratlet input and output, as well as programming the three analog outputs for complex sounds is accomplished by performing memory operations on the appropriate memory location

The AY-3-8910 memory block is promitted as 16 consecutive memory locations starting at the base address which is decoded by the chin select lines. (CSO:CS2).

All of the registers are readable so that the controller can determine the present state of the AY-3-8910.



## PIN FUNCTIONS

DA

TEST

Signal	Functional Description
ock (input)	2MHz Clock—this input is a refer- ence for timing within the AY-3-8910.
0-DA7 (input/ tput)	Data/Address Bus Bits 0-7 — this 8-bit bus passes all data and address information between the AY-3-8910 and the controller

CS0-CS2 (input)

Chip Select Lines—a three bit code on these lines selects the AY-3-8910 for sound programing or parallel input/output.

BC1, BC2, BD1R (input) Bus Control Signals (ref. Fig. 7) — generated by the controller these lines decoded within the AY-3-8910 to control all bus operations.

RESET (input) Reset — clears the AY-3-8910 on power up.

IOA0-IOA7 Parallel Input/Output Ports—eac

10A0-I0A7 Parallel Input/Output Ports—each of these ports provide 8 bits of parallel data for use by the external (input/output) world. These ports are each

programmable for either input
or output and are TTL compatible.
ANALOG
Analog Outputs — each of these
outputs are independently programmable to produce complex sounds.

For Gi test-normally not connected.

## 16 DECISTER MEMORY MAP FOR AY-3-8910

RESISTER	87	85	85	84	83	82	81	80	
Channel A Period				5-8/T FI	ine Tane				
Channel B Period		8-BIT Fine Tune							
Channel C Period		B-BiT Fine Tune							
Envelope Period				8-BIT FI	ine Tune				
Channel A Period		4-BIT Course Ture					10		
Channel 8 Period		4-BIT Course Tune						10	
Channel C Period		4-BIT Course Tune							
Envelope Period			-	-EXT Co	urse Tu	10			
Enable	ICE CUT	HQA DUT	Noise C	Noise T	Noise A	Tore	Tane B	Tone	
Noise Ges. Clock	-	-			SHIP	wiod C	iorde		
Envelope Control					CON	ATT.	ALT.	HOLI	
Channel A									
Channel 8			l cı	CO	03	02	81	00	
Channel C			1						
IDA			8-81T P	ARALLE	L 1/0 a	Port A		_	

IDTE F	er Registers	13.	14, 15						
			CB	Expected	Output (LOG	AME	(HUUDE)		
	1		1	63	£2	61	60	(Not. Figs	s. 1 and
	i		0	0	63	62	E1		
	0		1		0	63	62		
	. 0		0	03	0.0	01	00		
MATERIAL PROPERTY.	63	12	61	60	Come From	De l	rvelope	Generatio	
	0.0	02	' 01	00	Are the Low	rer 4	BITS of I	R13, R14,	815
			Ċ1	CO	Are the Upp	H1 2	DITS of F	113. R14. I	315

Channel A. B. C is Shut off by Zeroing R13, R14, R15 Respectively

ICE

6-EIT PARALLEL I/O on Port B

REGISTER # (octal)	ADDRESS (octal)	BITS	FUNCTION NAME	DESCRIPTION
RO	Base	- 8	10	Fine tunes frequency on channel A. 8 bits are proportional to period.
R1	Base + 1	8		Similar to 10 but channel B.
R2	Base + 2	8	12	Similar to 10 but channel C.
R3	Base + 3	8	1E	Fine tunes envelope period.
B4	Base + 4	4	P0	Coarse tunes channel A (high four bits).
R5	Base + 5	4	P1	Coarse tunes channel B (high four bits).
R6	Base + 6	4	P2	Coarse tunes channel C (high four bits).
B7	Base + 7	8	PE	Coarse tunes the envelope period.
R10 R11 R12	Base + 11 Base + 12	5 4 .	N Clock Envelope Control	Each Lie comtrols a unique function (lective leve):  18.10. These on desirable A. A.  18.2 These on charmed C.  18.3 These on charmed C.  18.4 These on charmed C.  18.5 These on charmed C.  18.5 These on charmed C.  18.6 The Committee C.  18.7 The Committee C.  18.7 The Committee C.  18.7 The Committee C.  18.8 The Committee C.  18.7 The Committee C.  18.7 The Committee C.  18.7 The Committee C.  18.7 The Committee C.  18.8 The Committee C.  18.8 The Committee C.  18.8 The Committee C.  18.9 The Comm
R13 R14 R15	Base + 13 Base + 14 Base + 15	6 6	Envelope A Envelope B Envelope C	Each of these registers controls its respective envelope in the following way (also refer to Note in memory map above):  Bit D0 - Bit D3 - These bits directly control the amplibude of eac analog output when bits 4 and 5 are low.
R16 R17	Base + 16 Base + 17	8	IOA IOB	With the control bits of R10 set for the output mode, data can be written to these ports from the CPU, and latched. With the control bits is et for input, data can be read into the CPU. Each port is independently programmable.



Maximum Ratings\*

Operating Temperature ...... 0°C to +40°C Voc and all other input and output voltages with respect to Vas .....-0.3°C to +8.0V

\*Exceeding these ratings could cause permanent damage to this device. Functional operation at these conditions is not impliedoperating conditions are specified below.

STANDARD CONDITIONS (unless otherwise noted)


Vcc = +5V ±5% Voc = GND


Operating Temperature: 0°C to 70°C


Characteristic	Symbol	Min.	Typ.**	Mex.	Units	Conditions
DC CHARACTERISTICS						
Power Supply Current	Loc	-	45	75	mA	
Logic Inputs (all Inputs)				1		1
Low	Vs.	0	-	.6	V	
High	Var	2.4	-	Vee	V	
Logic Outputs (all outputs except Analog outputs)						
Low	Vo.	0	-	.55	V	$I_{0i} = 1.6 \text{ mA}$
High	Von	2.4	-	Vec	V	$I_{OH} = 100 \mu A$
Leakage (A0-A7, B0-B7, DA0-DA7)	Lon	-	TBD	-	μА	
Logic Outputs (Analog Outputs)				l		
Low	Vo.	**	TBD	-	V	
High	Voe	-	TBD	-	V	
AC CHARACTERISTICS						
Clock Input				l		
Period	toy	500	-	750	ns	
Rise time	· ·	-	-	50	ns ns	l
Fall time	11		-	50	ns	
Pulse width	tu	-	-	150	ns	
DAG-7 Bus Signals						l
Output delay from bus control						
(tristate to output)	las.	-	-	250	ns	
Output delay from bus control						l
(output to tristate)	tox	20	-	100	ns	
Input hold time after BDIR	tax	100	-	-	ns	l
Input Pulse width	1 nor	300			ns	
Input Setup time	Su.	-	TBD	750 750	ns	1
Data Input Setup time Data Input Hold time	tor	100	1 :	750	ns ns	I
Data Input Hold time Data Write Pulse	ton	1.5	1 :	_	65	I
Analog Outputs	tew	1.0	TBD	_	μ,	1











## TYPICAL OUTPUT WAVEFORMS




Fig. 3 R0<sub>5</sub> = 14<sub>6</sub>, R3<sub>6</sub> = 37<sub>6</sub>, R12<sub>6</sub> = 10<sub>6</sub>, R13<sub>6</sub> = 77<sub>6</sub>, ALL OTHER REGISTERS = 0.



Fig. 4 R12<sub>6</sub> = 14<sub>6</sub>, ALL OTHER REGISTERS SAME AS Fig. 3.



Fig. 3.

Fig. 5 B12. - 12. ALL OTHER REGISTERS SAME AS



Fig. 6 MIXTURE OF 3 FREQUENCIES WITH PRESET AMPLITUDES.

BDIR	BC1	BC2	Signal	Decoded Function
0	0	0	NACT	No ACTion
0	0	1	IAB	Interrupt Address to Bus.
0	1	0	ADAR	Address Data to Address Register.
0	1	1	DTB	Data to Bus.
1	0	0	BAR	Bus to Address Register
1	0	1	DWS	Data Write Strobe
1	1	0	DW	Data Write
1	1	1	INTAK	INTerrupt AcKnowledge

Fig. 7 BUS CONTROL SIGNALS

# 91

## GIMINI Deluxe "8900" Programmable Game System


## FEATURES

- Infinite game selection
- Lowest cost expandable system
- Uses programmable 20K ROMs
   Eight color selectable, coordinate addressable game
- objects on a grid of 160H by 96V.
- Resident library of 256 complex game objects, including full 64 character alpha numerics
   Shape library extenable by a further 256 objects using
- graphics RAM.
- Full multicolor background capability
   Sixteen selectable color tones
- Program controllable moving background
   Two hundred and forty independently programmable background locations

## DESCRIPTION

The GIMINI 6900 system is based on two processors; one computes the game action egalinst the stored program rules; and the second interprets a condisional memory are and uses this to generate the T.V. raster display. The second processor fetches moving and background pictures from the graphic picture storage and presents the data as a video output.

The set consists of five General Instrument supplied N-Channel circuits. The AY-3-8900 Standard Television Interface Circuit (GTIC); the CPI-610 GIMINI Microprocessor; an RO-3-9902 2xt program ROM, asimilar RO-3-9903 graphics picture ROM and an RA-3-9800 RAM. To complete the system the user supplies clocking and modulation circuitry plus any other peripheral control resulterants.



DESCRIPTION	PART NUMBER	EAME FUNCTION	PACKAGE	FEATURES
	CP1610	MICROPROCESSOR	40 DIP	A full 16-bit microprocessor for process- ing all game data.
BASIC COMPONENTS: . A complete microprocessor programmable game with only	AY-3-8900 AY-3-8900-1	TV INTERFACE	40 DIP	Processes graphics data and generates all video signals.
S LSI chips, the GIMINI Deluce 8900" offers the capability for pasimum game flexibility with	RO-3-9502	PROGRAM ROM	40 DIP	A 2048 x 10 ROM which contains the executive program.
detailed graphics definition and manipulation.	RO-3-9563	GRAPHICS ROM	40 DIP	A 2048 x 8 ROM which stores 256 - 8 x 8 graphics characters.
	RA-3-9600	SYSTEM RAM	40 DIP	Contains a 352 x 16 memory plus a 20 wor "ourrent line" buffer.
,	RO-3-9500	CARTRIDGE ROM	28 DIP	A 2048 x 10 ROM which contains additional game programs.
OPTIONAL COMPONENTS:	2112A/2114	PROGRAM/ GRAPHICS RAM	16/16 DIP	Customer-supplied 256 x 4 or 1K x 4 RAMs to increase system capabilities.
The basic "8900" system can easily be expanded to include additional games plus software-	AY-3-8910	SOUND GENERATOR	40 DIP	Provides programmed generation of complex sound effects.
controlled graphics interaction complex sound generation.	AY-3-8915	COLOR PROCESSOR	16 DIP	Generates a single composite color signal from AY-3-8900-1 digital input.
and supplementary peripherals.	AY-3-8920	TAPE CASSETTE INTERFACE	40 DIP	Interfaces system to standard audio cassette decks.
	108 1683	INPUT/OUTPUT BUFFER	40 DIP	General purpose buffer for keyboards, displays etc.

## BASIC COMPONENTS

## A. CP1610: 16-Bit Single-Chip Microprocessor

## **FEATURES** 8 program accessible 16-bit general purpose registers

- 87 hasis instructions
- A addressing modes immediate direct indirect relative ■ Conditional branching on status word and 16 external
- conditions Unlimited interrupt nesting and priority resolution
- 16-bit 2's complement arithmetic & logic
- · Status word: carry, overflow, sign, zero ■ Direct memory acress (DMA) for blob arend data transfer
- 64K memory access using all address modes ■ TTL compatible/simple bus structure
- 1 as cycle time, 2 MHz 2-phase clock

## DESCRIPTION

The CP1610 is a compatible member of the Series 1600 Microprocessor products family. It is a complete, 16-bit, single chip, high speed MOS-LSI Microprocessor. The Series 1600 family is fabricated with General Instrument's N-Channel Inn-Implant GIANT II process, insuring high performance with proven reliability and production history. All members of the Series 1600 family, including Programmable Interface Controllers, Read Only Memories, and Random Acress Read/Write Memories are fully compatible with the CP1610.

processing and real time applications. Typical applications include programmable TV games, home computer systems/ home information centers, programmable calculator systems. peripheral controllers, process controllers, intelligent terminals and instruments, data acquisition and digital communications processors, numerical control systems and many general purpose mini-computer applications. The Microprocessor can reactly support a variety of perioberal equipment such as TTY CST display tops reader/punch A/DA D/A converter keyboard cassette tape, floppy disk, and RS-232C data communication

The Microprocessor has been designed for high speed data

The CP1610 utilizes third generation minicomputer architecture with eight general nurscae registers to achieve a versatile conhisticated microcomputer system. The 16-bit word enables fact and afficient processing of alphanumeric or bute oriented date. The 16-bit address canability permits access to 65.536 words in sour combination of program mamony data mamony or excitational devices. This single address space concept, combined with a powerful instruction set and microprogrammable Peripheral Interface devices, provides an efficient solution to microcomputer and many minicomputer-based product

## B. AY-3-8900/AY-3-8900-1: Standard Television Interface

## FEATURES: FOREGROUND OBJECTS

- Fight truly general oursons objects ■ Coordinate positioned 190 H by 96V
- Object drawn from programmable library (32 angles) Zoom facilities in X and Y
  - Priority draw feature
  - Full interaction logic

- FEATURES: BACKGROUND OBJECTS ■ 20 × 12 background matrix of 8 × 8 sources
  - All 240 locations drawn from library
  - Grouping facility for large objects Moving effect in X and Y to full resolution
  - Background may be changed by microprocessor during draw
  - Colored squares feature 960 independently colored areas

## GI GIMINI 8900

## DESCRIPTION

The STIC circuit is the video processor which fetches, decodes and displays morning and background characters stored in the library for TV. presentation under program control. During displays morning the program control. During discrepation by the CPIEO on completion of the current frame. The picture generation of the STIC can be separated into the two areas of background objects and morning objects in operation, the 240 words of background TAM are backed as required during all controls of the CPIEO can be controlled to the CPIEO can be can be controlled to the CPIEO can be called to the CPIEO can be called

data for the olight moving objects is stored within the STIC itself and it is accessed by the CPRID only outgree for tempting the family flysch, period. All data is statically held and only need to be updated on a potrure-change, in adalost not the moving object data, the STIC also stores the borster color, the background offset for moving background reflects and a four-deep optical stack of background colors. If the optional graphics RMA is also wrised into the system. The optional graphics RMA is also wrised into the system. The optional graphics RMA is also wrised into the system. The optional graphics RMA is also wrised into the system. The optional graphics RMA is also wrised into the system. The optional graphics RMA is also wrised in the system. The optional graphics RMA is also wrised in the system and colors of the colors of the system additional control colors can extend the CPU time for system access as the procoran demands.

## C. RO-3-9502: Program ROM

## **EEATURES**

- 2048 × 10 bit ROM organization
- Address and data on single 16 bit tristate bus
   5 bit programmable chip select
   Output address latches and control signals.
- generated for controlling up to 65K of external RAM
  Internal address status and data bits latched
  TTL compatible I/O
- Single +5 Volt power supply
- Ideal for microprocessors with multiplexed I/O bus for address and data.
   Totally automated custom programming
- 16 bit programmable initialization and interrupt response addresses output to I/O bus

## DESCRIPTION

The 20K program ROM is organized into 2048 10 bit words to control the CP1610 operation. In addition to the stored program function, the circuit contains a 16 bit latched output port which supplies an address bus to any standard memory circuits which may be added by the user. An example of this addition would be a buffer store for a cassette lape reader. The program also supplies enable and read/write signals for the standard memory.

On master reset or for the end of active picture interrupt, the program ROM supplies the interrupt address to the CP1610.

# D. RO-3-9503: Graphics ROM

# FEATURES ■ 2048 × 8′bit ROM organization

- Address and data on single 16 bit tristate bus
   5 bit programmable chip select
- Output address latches and control signals generated for controlling up to 2K of external RAM linernal address status and data bits latched.
- TTL compatible I/O
  Single +5 Volt power supply
- Ideal for microprocessors with multiplexed I/O bus for address and data.
- Totally automated custom programming
   16 bit programmable initialization and interrupt response
  addresses output to I/O bus.

## DESCRIPTION

The 16K graphics ROM is a similar device to the program ROM, but is organized into 266 8×8 bit characters which are the dot patterns for background and moving objects. The set contains the full 64 character alpha-numeric and the other characters may be grouped by the user to have some program significance, although any character can be drawn in any mode. The organized ROMs accessed under the conditions, maying

objects and background objects. For backgrounds, the RAM device sequentially outputs 16 bit words and 8 bits of this word defines one of the 256 shored characters. The STIC outputs a further 2 bits to define which sine of the BXB bit matrix is being accessed. This 11 bit address is latched into the graphics ROM including a higher order bit which signifies if graphics ROM or RAM is to be accessed.

## E. RA-3-9600: System RAM

## FEATURES

- Sufficient memory storage to hold complete STIC background display (240 words of 14 bits).
- Sufficient memory storage to provide useful Scratch pad area for CP1610 microprocessor (112 words of 16 bits).
- Address latch for CP1610.
   Control decoder for CP1610.
- Address latch for STIC.
   Current line buffer for 8900 game system (20 words of 14 bits).

## DESCRIPTION

The system RAM is an optimized structure device which allows maximum processor time for both game and graphics processors and it allows the user to run operational programs with only a single RAM package in the system. The RAM contains its own control decoding and address statch for both the CP1610 and the STIC. The two processors run on a semi-time shared basis with the RAM providing the data buttler.

The RAM is organized with 20 words holding the background picture data and 112 words being available to the CPI610 for general purpose stratificate. The background storage area may be accessed by the CPI610 during the active picture land, allows the user to run very complex, high density background.

## ODTIONAL COMPONENTS

## A. RO-3-9500: Cartridge ROM

The RO-3-9500 is a similar device to the RO-3-9502 Program ROM except that facilities for the control of external RAM are not provided. This allows for the packaging of this 20K ROM in a 28 pin DIP for use as a "satellite" or cartridge ROM for expansion of the 8900 system functions. A 40 lead 9502 may also be used in the

## "satellite" position if desired. B. 2112/2114: Program/Graphics RAM

Unar-supplied standard DAMs, such as the 21124 (256 V 4) or 2114 (1K × 4), may be added to the 8900 system for use as either additional Program storage or Graphics RAM.

A typical use of expanded Program RAM would consist of the requirement for buffer memory for a tape cassette reader By adding RAM area to the graphics picture storage of the GIMINI 8900 system, this will allow the user to load and modify the dot pattern of the pictures under program control. Effects such as large background objects covering several  $8 \times 8$  bit squares and individual background movement may be achieved

## C. AY-3-8910: Programmable Sound Generator

The AY-3-8910 is a Large Scale Integrated Circuit that can produce a wide variety of complex sounds under software control. It is easily interfaced to most 8 and 16-bit microprocessors: however, it is optimally designed to directly connect to the CR1600 series of microprocessors. The flexibility of the AY-3-8910 makes it useful in applications such as music synthesis, sound effects, audible alarms, and FSK modems. In addition, once interfaced, the AY-3-8910 provides the microprocessor with two parallel 8-bit bi-directional data ports that are TTL compatible. The analog sound outputs can each provide 4 hits of logarithmic D/A conversion The AY-3-8910 is manufactured in the N-Channel Ion Implant

## D. AY-3-8915: Color Processor

with a graphics BAM system.

clock and a microprocessor controller such as the 1600 series. The AY-3-8915 polor processor is intended to be interfaced with the 8900 game system. The interface control is carried on a five wire bus where one line performs an option switch relative to the operation of the other four lines. The 8915 also provides a 3.58 Milds clock to the \$900 obje-

process. Operation requires a single 5V supply, a 2 MHz TTL

The effect of this "control" line is to produce two distinct operating modes, in mode one the 8900 chip will be in the active line condition and attempting to draw some combination of background and foreground objects onto the telvision screen. The required color to be displayed is output from the 8900 on a tour-line binary coded bus. This selects one from sixteen colors as defined by the game program being excecuted within the 8900

With the control line in the mode two position, the four line bus is used to carry synchronizing infromation from the 8900 to the 8915. The four wires carry composite sync, color burst, line blanking and frame blanking. The operation of the 8915 driving mode two is such that the lines are decoded by the hardwired logic and then presented to a small ROM, which programs the correct level for each of the signals.

## E. AY-3-8920: Tape Cassette Interface

The AY-3-8920 is intended to provide full interface and control signals between the 8900 system and a standard cassette drive.

## F. IOB 1680: Input/Output Buffer

The IOB1680 is a byte oriented programmable input/output buffer which provides comprehensive interfacing facilities for the 8900 system with a minimum of additional components. The circuit is fabricated in General Instrument N-Channel Ion Implant GIANT II process insuring high performance, with proven reliability and production history.

The IOB1680 enables efficient interfacing between a peripheral and the CP1610 by the use of six 8-bit registers and a 16-bit programmable timer. Two of the 8-bit registers are a buffer store between the CP1610 and the bidirectional I/O lines to peripheral, latching any data sent to them from the CP1610. Three other 8-bit registers hold the Interrupt Vector Addresses associated with I/O. Error Status and the Timer. The Control Register governs the operation and characteristics of the IOB1680 and provides a convenient means for the CP1610 to monitor I/O status information. The 16-bit timer gives the IOB1680 a real time capability which is suitable for confirming system security and for timing peripheral activities. These registers are initialized after nower clear by the CP1610 program writing the required Interpant vector addresses into the appropriate registers. The interrupt vectors may also be altered at any time by program.

TESTATES

TESTATES

STATE STATES

STATE STATES

STATES STATES

STATES STATES

THE STATES STATES

THE STATES STATES

THE STATES STATES

THE STATES STATES

AMAZINE STATES STATES STATES

AMAZINE STATES STATES STATES STATES

AMAZINE STATES STAT

O GENERAL BOTTEMBERT

1-101. SALL TOTAL STREET TO THE STREET

1-101. SOURCE Term. THE STREET

TOTAL SOURCE Term. THE STREET

THOSE STREET

THO

EUROPEAN DATE OF CONTROL OF THE THROUGH THE CONTROL OF THE CONTROL

